That paper describes the new front-end ASIC "SKIROC" designed to read-out the technologic prototype of Si-W calorimeter for ILC (International Linear Collider). The very high granularity of that new calorimeter designed for particle flow physics involves an unprecedented level of integration. Achieving the read-out of the 82 millions channel of the future calorimeter will be possible by using full integrated system on chip (SoC), as close as possible from the silicon detector. The SoC shall feature self trigger capability to ensure a early zero suppress and therefore avoid a huge data flow to the Data Acquisition (DAQ). SKIROC also features a power pulsing supply to fit the beam structure of ILC and save power to improve compactness on the calorimeter by avoiding active cooling. A gain of two orders of magnitude is saved on the power consumption by using idle mode on the front-end electronics. The analogue data are converted into digital inside the ASIC and are stored in an internal RAM. The ASIC can be read out by token ring to reduce the number of lines in the detector. More than 1.3 million ASIC will be necessary to read out the whole calorimeter.
I. INTRODUCTION
ntegration and low-power consumption of the read-out ASIC for the International Linear Collider (ILC) 82-million-channel W-Si calorimeter must reach an unprecedented level as it will be embedded inside the detector. Uniformity and dynamic range performance has to reach the accuracy to achieve calorimetric measurement. A first step towards this goal has been a 10,000-channel physics prototype of 18*18 cm which is currently in test beam in Fermilab.
A new front-end chip called SKIROC -standing for Silikon Kalorimeter Read-Out Chip -has been designed to read-out the upcoming generation of Si-W calorimeter featuring ILC requirements. The analogue core of SKIROC is based on the front-end electronic designed for that physics prototype. It has been enhanced in many ways using an intermediate prototype called ILC_PHY4. The Maximum input charge has been extended from 500 to 2000 MIP. The number of channel has been doubled -reaching 36 -to fit a pad size reduction in the silicon detector design conducted concurrently. A stand alone working capability comes along with the full power pulsing feature. That means SKIROC does not need any external component such as decoupling capacitance or bias resistor involving a huge room saving. The wake up sequence duration of the power pulsing is around 2μs to ensure a lower than 1% duty cycle in an ILC-like beam structure [1], involving more than two order of magnitude of power saving. Beyond the analogue core improvement, many features have been implemented in SKIROC. A channel by channel auto-trigger capability has been added allowing a built-in zero suppression. A multi-channel ADC is embedded. The trigger and gain selection threshold is set by an internal dual DAC. Voltage references used in the analogue core use a bandgap reference [2] . A digital core driving all the analogue features and the digital communication with the DAQ has been designed and is implemented in a FPGA to get debugged and improved before being embedded in the next version.
This proceeding will described the SKIROC chip and present results of different elementary block used to design SKIROC, including the ILC_PHY4 chip -the SKIROC starting point. The integration of SKIROC in the front-end PCB (Printed Circuit Board) will also be evocated.
II. SKIROC DESCRIPTION
SKIROC is a 36-channel front-end chip designed to readout silicon PIN diodes for calorimetry application. It has been designed in a general framework ensuring consistent back-end of different front-end ASIC for several calorimeters (HaRDROC to read out the digital RPC HCAL prototype and SPIROC to read out the SiPM and Sci tiles HCAL prototype are the two others chip existing on that framework) Its main characteristics are the following: • 20mm² (4mm × 5mm) area • 3.3V power supply
Each channel is made of a variable-gain low-noise charge preamplifier followed by both a dual shaper -one with a gain 1 and the other with a gain 10 -to filter the charge measurement and a trigger chain composed of a high gain fast shaper and a discriminator. The measured charge is stored in a 5-depth SCA that can be read either in an analogue way or can be connected to a multi-channel 12 bit Wilkinson ADC. Thresholds are set with a 10-bit DAC for trigger level and for automatic gain selection level. A bandgap ensures the stability versus supply voltage and temperature for all the requested reference in the analogue core. The digital signals requested for digital and analogue block communications are outputted using a dynamic multiplexing to reduce the pin count while emulating the digital core in a FPGA.
III. SKIROC MEASUREMENTS
The blocks used to design SKIROC has been fully characterized before being used in the ASIC. At the moment this abstract is written, results on SKIROC are being processed and final results will be presented during the conference.
The analogue core of SKIROC is mainly inspired from ILC_PHY4 front-end chip prototype. Extensive measurements have been conducted on ILC_PHY4 to validate the standalone working capability without any decoupling capacitance or bias resistor. Results below (Fig 4) show that the performances in term of linearity are compatible with calorimetry measurement. The equivalent noise charge of the preamplifier is measured around 2000 electrons. After shaping, the simulated MIP to noise ratio is 16 for the trigger line and 11 for the charge measurement. Crosstalk is around the per mil level.
The bandgap characterization shows a 10ppm/°C drift ensuring the stability of the pedestal with temperature. The stability of the voltage reference with power supply is ensured for supply included within 2.8V to 3.8V for a nominal value of 3.3V. The pedestal measurement shows a dispersion around 1.8mV RMS in good conformity with the statistical dispersion of the technology. No pattern can be seen validating the layout of the design. The trigger and charge measurement behaviour has been controlled, waiting for more quantitative measurements. Fig. 8 shows SKIROC response to a MIP equivalent injected signal. The self trigger and the charge measurement can be seen on that measurement. The 12-bit 36-channel ADC is a Wilkinson using a full differential structure. The simulated non-linearity is shown in Fig 10 and fill the requirements for a calorimetric measurement. The digital part of SKIROC has been designed on a FPGA base for the first prototype before being embedded on the silicon for the second version. A combination of states machines makes SKIROC fully automated on the data process. During the acquisition, the bunch crossing counter driven by the accelerator stamp the time to be able to reconstruct offline the events. When one or more channel in the chip is fired -ie its input charge has exceeded ½ MIP, the general trigger of the At the end of the acquisition phase, the DAQ set the SKIROC ASIC to A/D conversion mode and the conversion state machine will run the internal ADC and drive the analogue memory depending of the number of events stored during the acquisition. Results of the conversions are stored in a RAM with the associated time stamp, shaper gain and trigger status. The ASIC goes then in idle mode waiting for the DAQ transfer data order. The data are then outputted in serial using a common data bus. 256 SKIROC can be grouped on a single bus. Each chip has a unique address on the bus set up by slow control ensuring the good data reconstruction by the DAQ. 
IV. SKIROC INTEGRATION IN THE EUDET PROTOTYPE
The EUDET prototype is a life-size version of a final octagonal ECAL module. A carbon fiber-tungsten structure is being built and will carry detector slab embedding "as close as possible from final detector" electronic. To ensure a very thin detector slab, the electronic is integrated inside the front-end PCB without any package. The use of external components is not allowed and therefore all decoupling capacitances or bias resistors are embedded in SKIROC. The front-end PCb is then only equipped with frontend ASIC on one side and silicon wafers detectors on the other. The SKIROC chips will be used to equip the 40,000-channel ECAL foreseen for 2009 that will validate the technological choices for the 82-million-channel final detector. Many of the final detector requested features have been embedded and the performance has been greatly improved compared to the physics prototype front-end chip. The production of that ASIC is foreseen in summer 2008 to be able to take data in 2009, before the engineering design report of the final detector planned for 2010 by the ILC Worldwide Study Bureau.
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